

## FEATURES


- 3.3V and 5V  $\pm 10\%$  power supply options
- Guaranteed AC parameters over temperature:
  - $f_{MAX} = 800\text{MHz}$
  - < 200ps differential propagation delay (D to  $Q_{FB}$ )
  - < 730ps differential propagation delay (D to  $Q_{HG}$ )
  - < 250ps  $t_r / t_f$
- Low gain feedback path  $Q_{FB} = +10\text{V/V}$
- Output enable
- $V_{BB}$  reference output voltage
- Wide temperature range:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
- Available in 10-pin (3x3mm) MSOP

## DESCRIPTION

The SY100EL16VO is a differential receiver amplifier optimized for crystal oscillator applications. The device includes an additional low gain ( $+10\text{V/V}$ ) output stage ( $Q_{FB}$ ) ideal for feedback applications common in crystal oscillator gain blocks. The SY100EL16VO is fully differential, with a bandwidth  $> 800\text{MHz}$  over temperature and voltage. For applications that require output disable control, an Enable pin (/EN) will force the differential output into a fixed logic state. The SY100EL16VO also includes a  $V_{BB}$  reference voltage for single-ended or AC-coupled applications.

The SY100EL16VO PECL logic is 100k ECL compatible. Operation is guaranteed over the  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  temperature range and 3.3V to 5V nominal supply voltage range.

## PIN CONFIGURATION




## TRUTH TABLE

/EN	QHG Out	/QHG Out
0	Data	/Data
1	Logic Low	Logic High

## PIN NAMES

Pin	Function
$Q_{FB}$ , $/Q_{FB}$	Differential clock outputs for feedback path: Nominal DC gain +10.
D, $/D$	PECL, LVPECL, ECL, LVECL differential inputs: Internal 75k $\Omega$ pull-down resistor.
$V_{BB}$	$V_{CC} - 1.32\text{V}$ reference voltage for single-ended inputs: It provides the switching reference for the input differential amplifier. When unused, it can be left open. For single-ended PECL applications connect $V_{BB}$ to $/D$ input, and bypass with a 0.01 $\mu\text{F}$ capacitor to $V_{CC}$ .
/EN	Enable: PECL compatible input control with internal 75k $\Omega$ pull-down resistor. It controls the high-gain output ( $Q_{HG}$ ). When HIGH, $Q_{HG}$ is low and $/Q_{HG}$ is high. /EN is synchronous so that the outputs will only be enabled/disabled when they are in the LOW state.
$V_{EE}$	Negative power supply: For ECL/LVECL operation, connect to negative supply. For PECL/ LVPECL operation, connect to GND.
$Q_{HG}$ , $/Q_{HG}$	Differential high-gain outputs: Nominal DC gain is greater than +200.
$V_{CC}$	Positive power supply: For ECL/LVECL operation, connect to $V_{CC} = 0\text{V}$ . For PECL/ LVPECL operation, connect to either 3.3V or 5.0V. Bypass with 0.1 $\mu\text{F}$ // 0.01 $\mu\text{F}$ low ESR capacitors.

## BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
$V_{CC} - V_{EE}$	Power Supply Voltage	+6.0	V
$V_{IN}$	PECL Input Voltage	0 to $V_{CC} + 0.5$	V
$V_{OUT}$	Voltage Applied to Output at High State ( $V_{EE} = 0V$ )	-0.5 to +5.5	V
$I_{OUT}$	Output Current -Continuous -Surge	50 100	mA
$T_A$	Operating Temperature Range	-40 to +85	°C
$T_{store}$	Storage Temperature Range	-65 to +150	°C
$\theta_{JA}$	Package Thermal Resistance (Junction-to-Ambient) -Still-Air -500lfpm	113 96	°C/W
$\theta_{JC}$	Package Thermal Resistance (Junction-to-Case)	42	°C/W

**NOTE:**

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

**DC ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	$T_A = -40^\circ\text{C}$			$T_A = +25^\circ\text{C}$			$T_A = +85^\circ\text{C}$			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
$V_{CC}$	Power Supply Voltage (PECL) (LVPECL)	4.5 3.0	5.0 3.3	5.5 3.8	4.5 3.0	5.0 3.3	5.5 3.8	4.5 3.0	5.0 3.3	5.5 3.8	V	$V_{EE} = \text{GND}$
	(ECL) (LVECL)	-5.5 -3.8	-5.0 -3.3	-4.5 -3.0	-5.5 -3.8	-5.0 -3.3	-4.5 -3.0	-5.5 -3.8	-5.0 -3.3	-4.5 -3.0	V	$V_{CC} = \text{GND}$
$I_{CC}$	Power Supply Current	—	—	46	—	—	46	—	—	46	mA	$V_{CC} = 5.5\text{V}$
$V_{BB}$	Reference Voltage	$V_{CC}-1.26$	$V_{CC}-1.32$	$V_{CC}-1.38$	$V_{CC}-1.26$	$V_{CC}-1.32$	$V_{CC}-1.38$	$V_{CC}-1.26$	$V_{CC}-1.32$	$V_{CC}-1.38$	V	
$I_{IH}$	Input HIGH Current	—	—	150	—	—	150	—	—	150	$\mu\text{A}$	$V_{IN} = V_{IH}(\text{Max})$
$I_{IL}$	Input LOW Current	0.5	—	—	0.5	—	—	0.5	—	—	$\mu\text{A}$	$V_{IN} = V_{IL}(\text{Min})$
$C_{IN}$	Input Capacitance	—	—	—	—	0.75	—	—	—	—	pF	

## 100K 5V PECL DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 5.0V \pm 10\%$ ;  $V_{EE} = GND$

Symbol	Parameter	$T_A = -40^\circ C$			$T_A = +25^\circ C$			$T_A = +85^\circ C$			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
$V_{OH}$	Output High Voltage <sup>(1)</sup>	3.915	4.005	4.120	3.975	4.005	4.12	3.975	4.005	4.12	V	50Ω to $V_{CC}-2V$
$V_{OL}$	Output Low Voltage <sup>(1)</sup>	3.170	3.305	3.445	3.190	3.295	3.380	3.190	3.295	3.380	V	50Ω to $V_{CC}-2V$
$V_{IH}$	Input HIGH Voltage <sup>(1)</sup>	3.835	—	4.120	3.835	—	4.120	3.835	—	4.120	V	
$V_{IL}$	Input LOW Voltage <sup>(1)</sup>	3.525	—	3.819	3.525	—	3.819	3.525	—	3.819	V	
$V_{IHCMR}$	Input High Voltage <sup>(2)</sup> Common Mode Range	2.0	—	$V_{CC}-0.8$	2.0	—	$V_{CC}-0.8$	2.0	—	$V_{CC}-0.8$	V	

**NOTES:**

1. Input and output parameters are at  $V_{CC} = +5.0V$ . Level specifications will vary 1:1 with  $V_{CC}$ .
2.  $V_{IHCMR}$  is referenced to the most positive side of the differential input signal.

## 100K 3V PECL DC ELECTRICAL CHARACTERISTICS

$V_{CC} = 3.3V \pm 10\%$ ;  $V_{EE} = GND$

Symbol	Parameter	$T_A = -40^\circ C$			$T_A = +25^\circ C$			$T_A = +85^\circ C$			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
$V_{OH}$	Output High Voltage <sup>(1)</sup>	2.215	—	2.42	2.275	2.305	2.42	2.275	2.305	2.42	V	50Ω to $V_{CC}-2V$
$V_{OL}$	Output Low Voltage <sup>(1)</sup>	1.470	—	1.745	1.490	1.595	1.680	1.490	1.595	1.680	V	50Ω to $V_{CC}-2V$
$V_{IH}$	Input HIGH Voltage <sup>(1)</sup>	2.135	—	2.420	2.135	—	2.420	2.135	—	2.420	V	
$V_{IL}$	Input LOW Voltage <sup>(1)</sup>	1.490	—	1.825	1.490	—	1.825	1.490	—	1.825	V	
$V_{IHCMR}$	Input High Voltage <sup>(2)</sup> Common Mode Range	2.0	—	$V_{CC}-0.8$	2.0	—	$V_{CC}-0.8$	2.0	—	$V_{CC}-0.8$	V	

**NOTES:**

1. Input and output parameters are at  $V_{CC} = +3.3V$ . Level specifications will vary 1:1 with  $V_{CC}$ .
2.  $V_{IHCMR}$  is referenced to the most positive side of the differential input signal.

## 100K ECL/LVECL DC ELECTRICAL CHARACTERISTICS

$V_{EE} = -3.0V$  to  $-5.5V$ ;  $V_{CC} = GND$

Symbol	Parameter	$T_A = -40^\circ C$			$T_A = +25^\circ C$			$T_A = +85^\circ C$			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
$V_{OH}$	Output High Voltage	-1.085	-1.005	-0.880	-1.025	-0.955	-0.880	-1.025	-0.955	-0.880	V	50Ω to $V_{CC}-2V$
$V_{OL}$	Output Low Voltage	-1.830	-1.695	-1.555	-1.810	-1.705	-1.620	-1.810	-1.705	-1.620	V	50Ω to $V_{CC}-2V$
$V_{IH}$	Input HIGH Voltage	-1.165	—	-0.880	-1.165	—	-0.880	-1.165	—	-0.880	V	
$V_{IL}$	Input LOW Voltage	-1.181	—	-1.475	-1.181	—	-1.475	-1.181	—	-1.475	V	
$V_{IHCMR}$	Input High Voltage Common Mode Range <sup>(1)</sup>	$V_{EE}+2.0$	—	-0.8	$V_{EE}+2.0$	—	-0.8	$V_{EE}+2.0$	—	-0.8	V	

**NOTE:**

1.  $V_{IHCMR}$  is referenced to the most positive side of the differential input signal.

## AC ELECTRICAL CHARACTERISTICS

$V_{CC} = 3.0$  to  $5.5V$ ;  $V_{EE} = GND$ ;  $V_{EE} = -3.0$  to  $-5.5V$ ;  $V_{CC} = GND$

Symbol	Parameter	$T_A = -40^\circ C$			$T_A = +25^\circ C$			$T_A = +85^\circ C$			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
$f_{MAX}$	Maximum Frequency	800	—	—	800	—	—	800	—	—	MHz	
$t_{PLH}$ $t_{PHL}$	Propagation Delay to $Q_{FB}$ , $/Q_{FB}$ (Diff.) (Single)	—	—	200 230	—	—	200 230	—	—	200 230	ps	
	to $Q_{HG}$ , $/Q_{HG}$ (Diff.) (Single)	—	—	650 700	—	—	650 700	—	—	730 780	ps	
$t_S$	Set-Up Time <sup>(1)</sup>	150	—	—	150	—	—	150	—	—	ps	Enable Pin
$t_H$	Hold Time <sup>(1)</sup>	150	—	—	150	—	—	150	—	—	ps	Enable Pin
$t_{JITTER}$	Cycle-to-Cycle Jitter	—	0.2	—	—	0.2	—	—	0.2	—	ps	RMS
$t_{SKEW}$	Duty Cycle Skew <sup>(2)</sup>	—	5	20	—	5	20	—	5	20	ps	
$V_{PP}$	Minimum Input Swing <sup>(3)</sup>	150	—	—	150	—	—	150	—	—	mV	
$t_r$ $t_f$	Output Rise/Fall Times (20% to 80%)	—	—	250	—	—	250	—	—	250	ps	

### NOTES:

1. See "Timing Waveform."
2. Duty cycle skew is the difference between  $t_{PLH}$  and  $t_{PHL}$  propagation delay through the device.
3. The device has a DC gain of 10 for  $Q$ ,  $/Q$  outputs, and DC gain of 200 or higher for  $Q_{HG}$ ,  $/Q_{HG}$ . See "Timing Waveform" minimum input swing.

## TIMING WAVEFORMS




Figure 1. Minimum Input Swing




Figure 2. Set-Up and Hold Timing

## TERMINATION RECOMMENDATIONS





Figure 3. Parallel Termination-Thevenin Equivalent

**NOTES:**

1. For +5V systems:

$$R1 = 82\Omega$$

$$R2 = 130\Omega$$



\* For +5V,  $R_b = 110\Omega$   
For +3.3V,  $R_b = 46\Omega$  to  $49\Omega$

Figure 4. Three-Resistor "Y-Termination"

**NOTES:**


1. Power-saving alternative to 4-resistor, Thevenin termination.
2. Place termination resistors as close to destination inputs as possible.
3.  $R_b$  resistor sets the DC bias voltage, equal to  $V_t$ . For +5V,  $R_b = 100\Omega$

## PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	Package Marking
SY100EL16VOKI	K10-1	Industrial	X16O
SY100EL16VOKITR*	K10-1	Industrial	X16O

\*Tape and Reel

## 10 LEAD MSOP (K10-1)



Rev. 00

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2002 Micrel Incorporated